Loading
Loading…
Loading…
Eligibility, documents, scope, Go/No-Go checksEligibility, required documents, scope of work and Go/No-Go checks for this tender, in one click.
Tender Value
Refer Docs
EMD Value
Exempted
Closing Date
21 Oct 2026, 5:00 pm
Eligibility, documents, scope, Go/No-Go checksEligibility, required documents, scope of work and Go/No-Go checks for this tender, in one click.
Published by the portal on this tender, for queries and grievance redressal.
FPGA Development and Evaluation Board (Q3) (3 (3 ))
9966283
GEM/2026/B/8100680
Two Packet Bid
FPGA Development and Evaluation Board (Q3) (3 (3 ))
Medinipur West, West Bengal
Total value wise evaluation
PRODUCT
7 documents required · 7 mandatory
3 yrs
₹2.3 L
40%
| Item | Delivery Location | Qty | Delivery |
|---|---|---|---|
| FPGA Development and Evaluation Board (Q3) (3 (3 )) | Amit Kumar Dutta 721302,G S Sanyal Schoolof Telecommunication, INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR | 1 | 30 days |
Associate Professor, Eastern zone, Department of Higher Education, Indian Institute of Technology (IIT Kharagpur), Ministry of, Education. G S Sanyal School of Telecommunications, (Amit Kumar Dutta)
Exempted
Yes
30 Sept 2026
30 Sept 2026
22 Oct 2026
Tap a document below to read it instantly. You can also download everything as a ZIP if you prefer.
bid_9966283.pdf
GEM_BID • 0.10 MB
ATC_c02efef2-35d5-4cc4-af611790746209328_amitduttasric.docx
GEM_OTHER • 0.04 MB
gtc.pdf
GEM_OTHER • 0.71 MB
Download all tender documents and submit your bid
Disclaimer: TenderKart has made every reasonable effort to ensure that the information on this page is accurate and authentic, however it cannot be held liable for any third-party claims or losses or any damages. TenderKart makes no warranty, expressed or implied, as to the results obtained from the use of this information. If you notice any error or omission, please let us know at .